mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-12 14:11:00 +00:00
Code Activity

Add some tests

Browse source 
Copied from Efinix.

* fsm is broken
* latch and tribuf are not implemented yet
* memory maps to dram
This commit is contained in:
Pepijn de Vos 2019-10-21 16:25:15 +02:00
parent 03457ee13e
commit 83fbfe0964
10 changed files with 224 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

13
tests/arch/gowin/add_sub.ys Normal file
View file

@ -0,0 +1,13 @@
read_verilog ../common/add_sub.v
hierarchy -top top
proc
equiv_opt -assert -map +/gowin/cells_sim.v synth_gowin # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd top # Constrain all select calls below inside the top module
select -assert-count 8 t:ALU
select -assert-count 8 t:OBUF
select -assert-count 8 t:IBUF
select -assert-count 1 t:GND
select -assert-count 1 t:VCC
select -assert-none t:ALU t:OBUF t:IBUF t:GND t:VCC %% t:* %D