mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-11-03 21:09:12 +00:00 
			
		
		
		
	latches are always set to zero
This commit is contained in:
		
							parent
							
								
									c989adcc2d
								
							
						
					
					
						commit
						83cad82b29
					
				
					 1 changed files with 1 additions and 6 deletions
				
			
		| 
						 | 
				
			
			@ -1815,12 +1815,7 @@ struct AIWWriter : public OutputWriter
 | 
			
		|||
				for (int i = 0;; i++)
 | 
			
		||||
				{
 | 
			
		||||
					if (aiw_latches.count(i)) {
 | 
			
		||||
						SigBit bit = aiw_latches.at(i).first;
 | 
			
		||||
						auto v = current[mapping[bit.wire]].bits.at(bit.offset);
 | 
			
		||||
						if (v == State::S1)
 | 
			
		||||
							aiwfile << (aiw_latches.at(i).second ? '0' : '1');
 | 
			
		||||
						else
 | 
			
		||||
							aiwfile << (aiw_latches.at(i).second ? '1' : '0');
 | 
			
		||||
						aiwfile << '0';
 | 
			
		||||
						continue;
 | 
			
		||||
					}
 | 
			
		||||
					aiwfile << '\n';
 | 
			
		||||
| 
						 | 
				
			
			
 | 
			
		|||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue