mirror of
https://github.com/YosysHQ/yosys
synced 2025-09-06 18:01:08 +00:00
check: add bufnorm invariant check
This commit is contained in:
parent
be956f3416
commit
8384460b4b
1 changed files with 7 additions and 0 deletions
|
@ -287,6 +287,13 @@ struct CheckPass : public Pass {
|
||||||
pool<SigBit> init_bits;
|
pool<SigBit> init_bits;
|
||||||
|
|
||||||
for (auto wire : module->wires()) {
|
for (auto wire : module->wires()) {
|
||||||
|
if (design->flagBufferedNormalized) {
|
||||||
|
if (!wire->driverKnown())
|
||||||
|
log_error("Wire %s has no bufnorm driver cell in buffer normalized mode\n", log_id(wire));
|
||||||
|
} else {
|
||||||
|
if (wire->driverKnown())
|
||||||
|
log_error("Wire %s has a bufnorm driver cell outside of buffer normalized mode\n", log_id(wire));
|
||||||
|
}
|
||||||
if (wire->port_input) {
|
if (wire->port_input) {
|
||||||
SigSpec sig = sigmap(wire);
|
SigSpec sig = sigmap(wire);
|
||||||
for (int i = 0; i < GetSize(sig); i++)
|
for (int i = 0; i < GetSize(sig); i++)
|
||||||
|
|
Loading…
Add table
Add a link
Reference in a new issue