3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-09 15:43:25 +00:00

Docs: Tidying

Fix error on duplicated heading.
Drop `cmd_ref`_ link (everything already uses :doc:`cmd_ref`).
This commit is contained in:
Krystine Sherwin 2025-03-20 10:09:41 +13:00
parent c705193fd4
commit 830605dc89
No known key found for this signature in database
2 changed files with 2 additions and 4 deletions

View file

@ -1,5 +1,3 @@
.. _cmd_ref:
================================================================================ ================================================================================
Command line reference Command line reference
================================================================================ ================================================================================

View file

@ -311,8 +311,8 @@ cells, as the net-names are usually suppressed in the circuit diagram if they
are auto-generated. Note that the output is in the RTLIL representation, are auto-generated. Note that the output is in the RTLIL representation,
described in :doc:`/yosys_internals/formats/rtlil_rep`. described in :doc:`/yosys_internals/formats/rtlil_rep`.
Interactive Design Investigation Design Investigation
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ~~~~~~~~~~~~~~~~~~~~
Yosys can also be used to investigate designs (or netlists created from other Yosys can also be used to investigate designs (or netlists created from other
tools). tools).