mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-07 09:55:20 +00:00
Code Activity

cxxrtl: fix typo in comment. NFC.

Browse source
This commit is contained in:
whitequark 2020-06-08 04:08:09 +00:00
parent fb3704c896
commit 8262997c4e
1 changed files with 4 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

8
backends/cxxrtl/cxxrtl_backend.cc
View file

@ -359,10 +359,10 @@ struct FlowGraph {
// //
// eliminating the unnecessary delta cycle. Conceptually, the CELL_SYNC node type is a series of // eliminating the unnecessary delta cycle. Conceptually, the CELL_SYNC node type is a series of
// connections of the form `connect \lhs \cell.\sync_output`; the right-hand side of these is not // connections of the form `connect \lhs \cell.\sync_output`; the right-hand side of these is not
// as a wire in RTLIL. If it was expressible, then `\cell.\sync_output` would have a sync def, // expressible as a wire in RTLIL. If it was expressible, then `\cell.\sync_output` would have
// and this node would be an ordinary CONNECT node, with `\lhs` having a comb def. Because it isn't, // a sync def, and this node would be an ordinary CONNECT node, with `\lhs` having a comb def.
// a special node type is used, the right-hand side does not appear anywhere, and the left-hand // Because it isn't, a special node type is used, the right-hand side does not appear anywhere,
// side has a comb def. // and the left-hand side has a comb def.
for (auto conn : cell->connections()) for (auto conn : cell->connections())
if (cell->output(conn.first)) if (cell->output(conn.first))
if (is_cxxrtl_sync_port(cell, conn.first)) { if (is_cxxrtl_sync_port(cell, conn.first)) {