mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-18 20:03:39 +00:00
Code Activity

In read_xaiger, do not construct ConstEval for every LUT

Browse source
This commit is contained in:
Eddie Hung 2019-02-16 22:22:29 -08:00
parent 30f1204721
commit 82459c16c4
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
frontends/aiger/aigerparse.cc
View file

@ -290,6 +290,7 @@ void AigerReader::parse_xaiger()
uint32_t lutNum = parse_xaiger_literal(f); uint32_t lutNum = parse_xaiger_literal(f);
uint32_t lutSize = parse_xaiger_literal(f); uint32_t lutSize = parse_xaiger_literal(f);
log_debug("m: dataSize=%u lutNum=%u lutSize=%u\n", dataSize, lutNum, lutSize); log_debug("m: dataSize=%u lutNum=%u lutSize=%u\n", dataSize, lutNum, lutSize);
ConstEval ce(module);
for (unsigned i = 0; i < lutNum; ++i) { for (unsigned i = 0; i < lutNum; ++i) {
uint32_t rootNodeID = parse_xaiger_literal(f); uint32_t rootNodeID = parse_xaiger_literal(f);
uint32_t cutLeavesM = parse_xaiger_literal(f); uint32_t cutLeavesM = parse_xaiger_literal(f);
@ -305,7 +306,6 @@ void AigerReader::parse_xaiger()
input_sig.append(wire); input_sig.append(wire);
} }
RTLIL::Const lut_mask(RTLIL::State::Sx, 1 << input_sig.size()); RTLIL::Const lut_mask(RTLIL::State::Sx, 1 << input_sig.size());
ConstEval ce(module);
for (int j = 0; j < (1 << cutLeavesM); ++j) { for (int j = 0; j < (1 << cutLeavesM); ++j) {
ce.push(); ce.push();
ce.set(input_sig, RTLIL::Const{j, static_cast<int>(cutLeavesM)}); ce.set(input_sig, RTLIL::Const{j, static_cast<int>(cutLeavesM)});