mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-31 00:13:18 +00:00
Code Activity

Revert "Add groups to command reference"

Browse source
This commit is contained in:
N. Engelhardt 2025-07-23 14:41:49 +00:00 • committed by GitHub
parent 2223d7848b
commit 81f87ce6ed
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
124 changed files with 474 additions and 2035 deletions
Download patch file Download diff file Expand all files Collapse all files

4
passes/tests/test_abcloop.cc
View file

@ -243,9 +243,7 @@ static void test_abcloop()
}
struct TestAbcloopPass : public Pass {
TestAbcloopPass() : Pass("test_abcloop", "automatically test handling of loops in abc command") {
internal();
}
TestAbcloopPass() : Pass("test_abcloop", "automatically test handling of loops in abc command") { }
void help() override
{
// |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|

4
passes/tests/test_autotb.cc
View file

@ -326,9 +326,7 @@ static void autotest(std::ostream &f, RTLIL::Design *design, int num_iter, int s
}
struct TestAutotbBackend : public Backend {
TestAutotbBackend() : Backend("=test_autotb", "generate simple test benches") {
internal();
}
TestAutotbBackend() : Backend("=test_autotb", "generate simple test benches") { }
void help() override
{
// |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|

4
passes/tests/test_cell.cc
View file

@ -705,9 +705,7 @@ static void run_eval_test(RTLIL::Design *design, bool verbose, bool nosat, std::
}
struct TestCellPass : public Pass {
TestCellPass() : Pass("test_cell", "automatically test the implementation of a cell type") {
internal();
}
TestCellPass() : Pass("test_cell", "automatically test the implementation of a cell type") { }
void help() override
{
// |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|