mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-22 22:03:40 +00:00
Code Activity

simcells: Fix reset polarity for $_DLATCH_???_ cells.

Browse source
This commit is contained in:
Marcelina Kościelnicka 2020-06-30 15:31:12 +02:00
parent f7fdd99e45
commit 817ae04ee0
2 changed files with 5 additions and 5 deletions
Download patch file Download diff file Expand all files Collapse all files

2
techlibs/common/gen_fine_ffs.py
View file

@ -300,7 +300,7 @@ module \$_DLATCH_{E:N|P}{R:N|P}{V:0|1}_ (E, R, D, Q);
input E, R, D;
output reg Q;
always @* begin
if (R == {E:0|1})
if (R == {R:0|1})
Q <= {V:0|1};
else if (E == {E:0|1})
Q <= D;