3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-29 11:55:52 +00:00

Added Xilinx example for Basys3 board

This commit is contained in:
Clifford Wolf 2015-02-01 17:09:34 +01:00
parent 6978f3a77b
commit 816fe6bbe0
9 changed files with 84 additions and 1 deletions

View file

@ -0,0 +1,2 @@
read_verilog example.v
synth_xilinx -edif example.edif -top example