mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-29 11:55:52 +00:00
Code Activity

Docs: Tidying

Browse source 
Fix error on duplicated heading.
Drop `cmd_ref`_ link (everything already uses :doc:`cmd_ref`).
This commit is contained in:
Krystine Sherwin 2025-03-20 10:09:41 +13:00
parent 6913726fac
commit 80d742fe5a
No known key found for this signature in database
2 changed files with 2 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

4
docs/source/using_yosys/more_scripting/interactive_investigation.rst
View file

@ -311,8 +311,8 @@ cells, as the net-names are usually suppressed in the circuit diagram if they
are auto-generated. Note that the output is in the RTLIL representation,
described in :doc:`/yosys_internals/formats/rtlil_rep`.
Interactive Design Investigation
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Design Investigation
~~~~~~~~~~~~~~~~~~~~
Yosys can also be used to investigate designs (or netlists created from other
tools).