mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-26 03:46:22 +00:00
Code Activity

More abc_new tests.

Browse source
This commit is contained in:
nella 2026-05-05 10:51:04 +02:00
parent dc9109316f
commit 80bb367941
6 changed files with 139 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

15
tests/techmap/abc_new_sequential.ys Normal file
View file

@ -0,0 +1,15 @@
read_verilog <<EOT
module top(input clk, input a, input b, output reg y);
always @(posedge clk) y <= a & b;
endmodule
EOT
hierarchy -check -top top
proc; opt -fast
dfflibmap -liberty ../../examples/cmos/cmos_cells.lib
logger -expect log "ABC: .*i/o = +4/ +3" 2
logger -expect log "ABC: Warning: The network is combinational\." 1
logger -expect log "ABC: Networks are equivalent\." 1
abc_new -script "+&scorr;&sweep;&dc2;&dch,-f;&nf,{D}" -liberty ../../examples/cmos/cmos_cells.lib
logger -expect error "Found 1 problems in 'check -assert'" 1
check -assert