mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-24 16:34:38 +00:00
Code Activity

Refactoring: moved modules still in cells_sim to cells_sim_wip

Browse source
This commit is contained in:
Andrew Zonenberg 2017-08-29 13:23:23 -07:00
parent 18609f3df8
commit 80aaf50302
3 changed files with 138 additions and 136 deletions
Download patch file Download diff file Expand all files Collapse all files

1
techlibs/greenpak4/Makefile.inc
View file

@ -7,4 +7,5 @@ $(eval $(call add_share_file,share/greenpak4,techlibs/greenpak4/cells_map.v))
$(eval $(call add_share_file,share/greenpak4,techlibs/greenpak4/cells_sim.v))
$(eval $(call add_share_file,share/greenpak4,techlibs/greenpak4/cells_sim_ams.v))
$(eval $(call add_share_file,share/greenpak4,techlibs/greenpak4/cells_sim_digital.v))
$(eval $(call add_share_file,share/greenpak4,techlibs/greenpak4/cells_sim_wip.v))
$(eval $(call add_share_file,share/greenpak4,techlibs/greenpak4/gp_dff.lib))