mirror of
https://github.com/YosysHQ/yosys
synced 2025-08-05 02:40:25 +00:00
abc9: log which module is being operated on
This commit is contained in:
parent
9f3cb981d7
commit
808b388e34
2 changed files with 3 additions and 5 deletions
|
@ -276,9 +276,11 @@ struct Abc9Pass : public ScriptPass
|
|||
run(stringf("write_xaiger -map %s/input.sym %s/input.xaig", tempdir_name.c_str(), tempdir_name.c_str()));
|
||||
|
||||
int num_outputs = active_design->scratchpad_get_int("write_xaiger.num_outputs");
|
||||
log("Extracted %d AND gates and %d wires to a netlist network with %d inputs and %d outputs.\n",
|
||||
|
||||
log("Extracted %d AND gates and %d wires from module `%s' to a netlist network with %d inputs and %d outputs.\n",
|
||||
active_design->scratchpad_get_int("write_xaiger.num_ands"),
|
||||
active_design->scratchpad_get_int("write_xaiger.num_wires"),
|
||||
log_id(mod),
|
||||
active_design->scratchpad_get_int("write_xaiger.num_inputs"),
|
||||
num_outputs);
|
||||
if (num_outputs) {
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue