mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-31 19:52:31 +00:00
Code Activity

Verilog front-end: define `BLACKBOX in -lib mode

Browse source
This commit is contained in:
Clifford Wolf 2015-04-19 21:30:46 +02:00
parent 49ef830464
commit 7ff802e199
1 changed files with 2 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

3
frontends/verilog/verilog_frontend.cc
View file

@ -108,7 +108,7 @@ struct VerilogFrontend : public Frontend {
log(" do not run the pre-processor\n");
log("\n");
log(" -lib\n");
log(" only create empty blackbox modules\n");
log(" only create empty blackbox modules. This implies -DBLACKBOX.\n");
log("\n");
log(" -noopt\n");
log(" don't perform basic optimizations (such as const folding) in the\n");
@ -227,6 +227,7 @@ struct VerilogFrontend : public Frontend {
}
if (arg == "-lib") {
flag_lib = true;
defines_map["BLACKBOX"] = string();
continue;
}
if (arg == "-noopt") {