mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-24 01:25:33 +00:00
Code Activity

equiv_opt: pass -D EQUIV when techmapping.

Browse source 
This allows avoiding techmap crashes e.g. because of large memories
in white-box cell models.
This commit is contained in:
whitequark 2018-12-07 16:58:33 +00:00
parent c38ea9ae65
commit 7ff5a9db2d
4 changed files with 7 additions and 6 deletions
Download patch file Download diff file Expand all files Collapse all files

2
techlibs/ice40/cells_sim.v
View file

@ -928,6 +928,7 @@ module SB_SPRAM256KA (
output reg [15:0] DATAOUT
);
`ifndef BLACKBOX
`ifndef EQUIV
reg [15:0] mem [0:16383];
wire off = SLEEP || !POWEROFF;
integer i;
@ -954,6 +955,7 @@ module SB_SPRAM256KA (
end
end
`endif
`endif
endmodule
(* blackbox *)