3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-21 17:39:41 +00:00

Revert "Fix tests due to ABC improvements"

This reverts commit 417e871b06.
This commit is contained in:
Miodrag Milanovic 2026-05-11 14:47:08 +02:00
parent 40c1485828
commit 7fe32137bd
10 changed files with 44 additions and 29 deletions

View file

@ -16,6 +16,6 @@ equiv_opt -assert -map +/nexus/cells_sim.v synth_nexus -abc9 # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd top # Constrain all select calls below inside the top module
stat
select -assert-count 7 t:LUT4
select -assert-count 2 t:WIDEFN9
select -assert-count 6 t:LUT4
select -assert-count 4 t:WIDEFN9
select -assert-none t:IB t:OB t:VLO t:LUT4 t:WIDEFN9 %% t:* %D