mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-20 17:09:45 +00:00
Code Activity

Revert "Fix tests due to ABC improvements"

Browse source 
This reverts commit 417e871b06.
This commit is contained in:
Miodrag Milanovic 2026-05-11 14:47:08 +02:00
parent 40c1485828
commit 7fe32137bd
10 changed files with 44 additions and 29 deletions
Download patch file Download diff file Expand all files Collapse all files

5
tests/arch/analogdevices/logic.ys
View file

@ -6,5 +6,6 @@ design -load postopt # load the post-opt design (otherwise equiv_opt loads the p
cd top # Constrain all select calls below inside the top module
select -assert-count 1 t:LUT1
select -assert-count 9 t:LUT2
select -assert-none t:LUT1 t:LUT2 %% t:* %D
select -assert-count 6 t:LUT2
select -assert-count 2 t:LUT4
select -assert-none t:LUT1 t:LUT2 t:LUT4 %% t:* %D

6
tests/arch/analogdevices/mux.ys
View file

@ -41,8 +41,10 @@ equiv_opt -assert -map +/analogdevices/cells_sim.v synth_analogdevices -noiopad
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd mux16 # Constrain all select calls below inside the top module
select -assert-max 2 t:LUT3
select -assert-max 1 t:LUT5
select -assert-max 2 t:LUT4
select -assert-min 4 t:LUT6
select -assert-max 7 t:LUT6
select -assert-max 2 t:LUTMUX7
dump
select -assert-none t:LUT6 t:LUT5 t:LUT3 %% t:* %D
select -assert-none t:LUT6 t:LUT4 t:LUT3 t:LUTMUX7 %% t:* %D