3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-24 01:25:33 +00:00

Added more help messages

This commit is contained in:
Clifford Wolf 2013-03-01 00:36:19 +01:00
parent cd71c70b4f
commit 7fccad92f7
9 changed files with 121 additions and 11 deletions

2
README
View file

@ -213,6 +213,8 @@ TODOs / Open Bugs
- Implement mux-to-tribuf pass and rebalance mixed mux/tribuf trees
- Add commands 'delete' (remove objects) and 'attr' (get, set and remove attributes)
- TCL and Python interfaces to frontends, passes, backends and RTLIL
- Additional internal cell types: $pla and $lut