mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-12-03 02:29:09 +00:00
Code Activity

More xsthammer improvements (using xst 14.5 now)

Browse source
This commit is contained in:
Clifford Wolf 2013-06-13 17:23:51 +02:00
parent 0c6ffc4c65
commit 7f6c83a853
6 changed files with 50 additions and 70 deletions
Download patch file Download diff file Expand all files Collapse all files

8
tests/xsthammer/xl_cells.v
View file

@ -8,6 +8,14 @@ input I;
output O = !I;
endmodule
module LUT1(O, I0);
parameter INIT = 0;
input I0;
wire [1:0] lutdata = INIT;
wire [0:0] idx = { I0 };
output O = lutdata[idx];
endmodule
module LUT2(O, I0, I1);
parameter INIT = 0;
input I0, I1;