mirror of
https://github.com/YosysHQ/yosys
synced 2025-06-18 20:03:39 +00:00
renamed SigSpec::to_single_sigbit() to SigSpec::as_bit(), added is_bit()
This commit is contained in:
parent
6af8076967
commit
7f110e7018
8 changed files with 34 additions and 34 deletions
|
@ -3197,6 +3197,17 @@ RTLIL::SigChunk RTLIL::SigSpec::as_chunk() const
|
|||
return chunks_[0];
|
||||
}
|
||||
|
||||
RTLIL::SigBit RTLIL::SigSpec::as_bit() const
|
||||
{
|
||||
cover("kernel.rtlil.sigspec.as_bit");
|
||||
|
||||
log_assert(width_ == 1);
|
||||
if (packed())
|
||||
return RTLIL::SigBit(*chunks_.begin());
|
||||
else
|
||||
return bits_[0];
|
||||
}
|
||||
|
||||
bool RTLIL::SigSpec::match(std::string pattern) const
|
||||
{
|
||||
cover("kernel.rtlil.sigspec.match");
|
||||
|
@ -3284,18 +3295,6 @@ dict<RTLIL::SigBit, RTLIL::SigBit> RTLIL::SigSpec::to_sigbit_dict(const RTLIL::S
|
|||
return new_map;
|
||||
}
|
||||
|
||||
RTLIL::SigBit RTLIL::SigSpec::to_single_sigbit() const
|
||||
{
|
||||
cover("kernel.rtlil.sigspec.to_single_sigbit");
|
||||
|
||||
pack();
|
||||
log_assert(width_ == 1);
|
||||
for (auto &c : chunks_)
|
||||
if (c.width)
|
||||
return RTLIL::SigBit(c);
|
||||
log_abort();
|
||||
}
|
||||
|
||||
static void sigspec_parse_split(std::vector<std::string> &tokens, const std::string &text, char sep)
|
||||
{
|
||||
size_t start = 0, end = 0;
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue