mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-31 03:32:29 +00:00
Code Activity

Do not sigmap keep bits inside write_xaiger

Browse source
This commit is contained in:
Eddie Hung 2019-11-25 15:42:07 -08:00
parent 6831510f5b
commit 7f0914a408
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
backends/aiger/xaiger.cc
View file

@ -183,7 +183,7 @@ struct XAigerWriter
}
if (keep)
keep_bits.insert(bit);
keep_bits.insert(wirebit);
if (wire->port_input || keep) {
if (bit != wirebit)