mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-11 18:28:09 +00:00
Code Activity

tests: report time per target, eliminate interleaving lines on stdout

Browse source
This commit is contained in:
Emil J. Tywoniak 2025-09-19 18:09:47 +02:00
parent d5053033e4
commit 7f030c986c
13 changed files with 14 additions and 19 deletions
Download patch file Download diff file Expand all files Collapse all files

6
tests/various/hierarchy.sh
View file

@ -3,7 +3,7 @@
set -e
echo -n " TOP first - "
echo " TOP first - "
../../yosys -s - <<- EOY | grep "Automatically selected TOP as design top module"
read_verilog << EOV
module TOP(a, y);
@ -22,7 +22,7 @@ echo -n " TOP first - "
hierarchy -auto-top
EOY
echo -n " TOP last - "
echo " TOP last - "
../../yosys -s - <<- EOY | grep "Automatically selected TOP as design top module"
read_verilog << EOV
module aoi12(a, y);
@ -41,7 +41,7 @@ echo -n " TOP last - "
hierarchy -auto-top
EOY
echo -n " no explicit top - "
echo " no explicit top - "
../../yosys -s - <<- EOY | grep "Automatically selected noTop as design top module."
read_verilog << EOV
module aoi12(a, y);