mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-04 10:20:24 +00:00
Code Activity

opt_lut: leave intact LUTs with cascade feeding module outputs.

Browse source
This commit is contained in:
whitequark 2018-12-07 17:13:52 +00:00
parent 9eb03d458d
commit 7ec740b7ad
3 changed files with 26 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

18
tests/opt/opt_lut_port.il Normal file
View file

@ -0,0 +1,18 @@
module $1
wire width 4 input 2 \_0_
wire output 4 \_1_
wire input 3 \_2_
wire output 1 \o
cell $lut \_3_
parameter \LUT 16'0011000000000011
parameter \WIDTH 4
connect \A { \_0_ [3] \o 2'00 }
connect \Y \_1_
end
cell $lut \_4_
parameter \LUT 4'0001
parameter \WIDTH 4
connect \A { 3'000 \_2_ }
connect \Y \o
end
end

2
tests/opt/opt_lut_port.ys Normal file
View file

@ -0,0 +1,2 @@
read_ilang opt_lut_port.il
select -assert-count 2 t:$lut