3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 17:15:33 +00:00

opt_lut: leave intact LUTs with cascade feeding module outputs.

This commit is contained in:
whitequark 2018-12-07 17:13:52 +00:00
parent 9eb03d458d
commit 7ec740b7ad
3 changed files with 26 additions and 0 deletions

View file

@ -225,6 +225,12 @@ struct OptLutWorker
log("Found %s.%s (cell A) feeding %s.%s (cell B).\n", log_id(module), log_id(lutA), log_id(module), log_id(lutB));
if (index.query_is_output(lutA->getPort("\\Y")))
{
log(" Not combining LUTs (cascade connection feeds module output).\n");
continue;
}
pool<SigBit> lutA_inputs;
pool<SigBit> lutB_inputs;
for (auto &bit : lutA_input)