mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-02 08:33:46 +00:00
Code Activity

add POLARITY parameter to $priority cell

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-01-09 21:02:58 +01:00
parent e166dd4475
commit 7e664834b3
8 changed files with 38 additions and 17 deletions
Download patch file Download diff file Expand all files Collapse all files

6
passes/tests/test_cell.cc
View file

@ -149,6 +149,12 @@ static RTLIL::Cell* create_gold_module(RTLIL::Design *design, RTLIL::IdString ce
wire->width = width;
wire->port_output = true;
cell->setPort(ID::Y, wire);
RTLIL::SigSpec polarity;
for (int i = 0; i < width; i++)
polarity.append(xorshift32(2) ? State::S1 : State::S0);
cell->setParam(ID::POLARITY, polarity.as_const());
}
if (cell_type == ID($fa))