mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 09:05:32 +00:00
Code Activity

clockgate: bail on constant signals

Browse source
This commit is contained in:
Emil J. Tywoniak 2024-09-09 21:20:19 +02:00
parent dc039d8be4
commit 7e473299bd
2 changed files with 48 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

3
passes/techmap/clockgate.cc
View file

@ -151,7 +151,8 @@ struct ClockgatePass : public Pass {
continue;
FfData ff(&initvals, cell);
if (ff.has_ce) {
// It would be odd to get constants, but we better handle it
if (ff.has_ce && ff.sig_clk.is_wire() && ff.sig_ce.is_wire()) {
ce_ffs.insert(cell);
ClkNetInfo info = clk_info_from_ff(ff);