mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-02 12:37:53 +00:00
Code Activity

xilinx: Add simulation model for DSP48 (Virtex 4).

Browse source
This commit is contained in:
Marcin Kościelnicki 2019-11-21 13:05:30 +01:00 • committed by Marcelina Kościelnicka
parent 7939727d14
commit 7e0e42f907
6 changed files with 534 additions and 45 deletions
Download patch file Download diff file Expand all files Collapse all files

3
techlibs/xilinx/tests/.gitignore vendored
View file

@ -12,4 +12,7 @@ test_dsp48a_model_ref.v
test_dsp48a1_model_ref.v
test_dsp48a1_model_uut.v
test_dsp48a1_model
test_dsp48_model_ref.v
test_dsp48_model_uut.v
test_dsp48_model
*.vcd