mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-15 13:28:59 +00:00
Code Activity

rtlil.h: Fix selection ctor ordering

Browse source
This commit is contained in:
Krystine Sherwin 2025-04-07 21:36:50 +12:00
parent cd3b914132
commit 7d7ee5d9bf
No known key found for this signature in database
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
kernel/rtlil.h
View file

@ -1183,7 +1183,7 @@ struct RTLIL::Selection
// the design to select from
RTLIL::Design *design = nullptr
) :
full_selection(full && !boxes), selects_boxes(boxes), complete_selection(full && boxes), current_design(design) { }
selects_boxes(boxes), complete_selection(full && boxes), full_selection(full && !boxes), current_design(design) { }
// checks if the given module exists in the current design and is a
// boxed module, warning the user if the current design is not set