mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-31 11:42:30 +00:00
Code Activity

Add is_mostly_const to SigSpec

Browse source
This commit is contained in:
Akash Levy 2025-02-13 11:11:33 -08:00
parent 610d4cc716
commit 7d33fd463b
2 changed files with 13 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

12
kernel/rtlil.cc
View file

@ -5164,6 +5164,18 @@ bool RTLIL::SigSpec::is_chunk() const
return GetSize(chunks_) == 1;
}
bool RTLIL::SigSpec::is_mostly_const() const
{
cover("kernel.rtlil.sigspec.is_mostly_const");
pack();
int constbits = 0;
for (auto it = chunks_.begin(); it != chunks_.end(); it++)
if (it->width > 0 && it->wire == NULL)
constbits += it->width;
return (constbits > width_/2);
}
bool RTLIL::SigSpec::is_fully_const() const
{
cover("kernel.rtlil.sigspec.is_fully_const");

1
kernel/rtlil.h
View file

@ -1094,6 +1094,7 @@ public:
bool is_chunk() const;
inline bool is_bit() const { return width_ == 1; }
bool is_mostly_const() const;
bool is_fully_const() const;
bool is_fully_zero() const;
bool is_fully_ones() const;