mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-02 20:47:53 +00:00
Code Activity

Add comment with expected behavior for latches,tribuf tests;Update adffs test

Browse source
This commit is contained in:
SergeyDegtyar 2019-09-11 17:01:19 +03:00 • committed by Miodrag Milanovic
parent 489444bcba
commit 7bc8f0c2e2
4 changed files with 11 additions and 14 deletions
Download patch file Download diff file Expand all files Collapse all files

1
tests/xilinx/tribuf.ys
View file

@ -7,5 +7,6 @@ synth
equiv_opt -assert -map +/xilinx/cells_sim.v -map +/simcells.v synth_xilinx # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd top # Constrain all select calls below inside the top module
#Xilinx Vivado synthesizes OBUFT cell for this case. Need support it.
select -assert-count 1 t:$_TBUF_
select -assert-none t:$_TBUF_ %% t:* %D