mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-11 13:40:53 +00:00
Code Activity

Add comment with expected behavior for latches,tribuf tests;Update adffs test

Browse source
This commit is contained in:
SergeyDegtyar 2019-09-11 17:01:19 +03:00 • committed by Miodrag Milanovic
parent 489444bcba
commit 7bc8f0c2e2
4 changed files with 11 additions and 14 deletions
Download patch file Download diff file Expand all files Collapse all files

1
tests/xilinx/latches.ys
View file

@ -15,5 +15,6 @@ flatten
cd top
select -assert-count 1 t:LUT1
select -assert-count 2 t:LUT3
#Xilinx Vivado synthesizes LDCE cell for this case. Need support it.
select -assert-count 3 t:$_DLATCH_P_
select -assert-none t:LUT1 t:LUT3 t:$_DLATCH_P_ %% t:* %D