mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-11 05:30:53 +00:00
Code Activity

$readmem[hb] file inclusion is now relative to the Verilog file

Browse source 
Signed-off-by: Rodrigo Alejandro Melo <rodrigomelo9@gmail.com>
This commit is contained in:
Rodrigo Alejandro Melo 2020-01-31 18:20:22 -03:00
parent a1c840ca5d
commit 7b3fe404ab
2 changed files with 4 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

3
CHANGELOG
View file

@ -53,12 +53,13 @@ Yosys 0.9 .. Yosys 0.9-dev
- Added support for flip-flops with synchronous reset to synth_xilinx
- Added support for flip-flops with reset and enable to synth_xilinx
- Added "check -mapped"
- Added checking of SystemVerilog always block types (always_comb,
- Added checking of SystemVerilog always block types (always_comb,
always_latch and always_ff)
- Added "xilinx_dffopt" pass
- Added "scratchpad" pass
- Added "abc9 -dff"
- Added "synth_xilinx -dff"
- Improved support of $readmem[hb] file inclusion which is now relative to the Verilog file
Yosys 0.8 .. Yosys 0.9
----------------------