mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-12 20:18:20 +00:00
Code Activity

Merge pull request #2463 from georgerennie/fix_verilog_frontend_auto_defines

Browse source 
Fix SYNTHESIS always being defined in Verilog frontend
This commit is contained in:
Claire Xen 2020-12-01 12:31:34 +01:00 committed by GitHub
parent ef5b2777c3 c1f6ce8b33
commit 7b0cfd5c36
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
2 changed files with 3 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

1
frontends/verilog/preproc.cc
View file

@ -321,7 +321,6 @@ struct define_body_t
define_map_t::define_map_t() define_map_t::define_map_t()
{ {
add("YOSYS", "1"); add("YOSYS", "1");
add(formal_mode ? "FORMAL" : "SYNTHESIS", "1");
} }
// We must define this destructor here (rather than relying on the default), because we need to // We must define this destructor here (rather than relying on the default), because we need to

3
frontends/verilog/verilog_frontend.cc
View file

@ -446,6 +446,9 @@ struct VerilogFrontend : public Frontend {
} }
break; break;
} }
defines_map.add(formal_mode ? "FORMAL" : "SYNTHESIS", "1");
extra_args(f, filename, args, argidx); extra_args(f, filename, args, argidx);
log_header(design, "Executing Verilog-2005 frontend: %s\n", filename.c_str()); log_header(design, "Executing Verilog-2005 frontend: %s\n", filename.c_str());