mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-27 02:45:52 +00:00
Code Activity

Less verbose ABC output

Browse source
This commit is contained in:
Clifford Wolf 2014-12-29 15:17:40 +01:00
parent 0bb6b24c11
commit 7a4d5d1c0f
3 changed files with 55 additions and 23 deletions
Download patch file Download diff file Expand all files Collapse all files

3
passes/abc/blifparse.cc
View file

@ -129,7 +129,8 @@ RTLIL::Design *abc_parse_blif(FILE *f, std::string dff_name)
if (p == NULL)
goto error;
RTLIL::Cell *cell = module->addCell(NEW_ID, RTLIL::escape_id(p));
IdString celltype = RTLIL::escape_id(p);
RTLIL::Cell *cell = module->addCell(NEW_ID, celltype);
while ((p = strtok(NULL, " \t\r\n")) != NULL) {
char *q = strchr(p, '=');