mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-18 09:12:18 +00:00
Code Activity

CMake: Installable share files

Browse source
This commit is contained in:
Miodrag Milanovic 2025-02-13 16:06:51 +01:00
parent 3900eadde0
commit 7a31fcac3b
22 changed files with 370 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

24
techlibs/intel_alm/CMakeLists.txt
View file

@ -5,3 +5,27 @@ target_sources(yosys_techlibs_intel_alm INTERFACE
)
target_link_libraries(yosys PRIVATE yosys_techlibs_intel_alm)
# Techmap
add_share_file("share/intel_alm/common" "common/abc9_map.v")
add_share_file("share/intel_alm/common" "common/abc9_unmap.v")
add_share_file("share/intel_alm/common" "common/abc9_model.v")
add_share_file("share/intel_alm/common" "common/alm_map.v")
add_share_file("share/intel_alm/common" "common/alm_sim.v")
add_share_file("share/intel_alm/common" "common/arith_alm_map.v")
add_share_file("share/intel_alm/common" "common/dff_map.v")
add_share_file("share/intel_alm/common" "common/dff_sim.v")
add_share_file("share/intel_alm/common" "common/dsp_sim.v")
add_share_file("share/intel_alm/common" "common/dsp_map.v")
add_share_file("share/intel_alm/common" "common/mem_sim.v")
add_share_file("share/intel_alm/common" "common/misc_sim.v")
add_share_file("share/intel_alm/cyclonev" "cyclonev/cells_sim.v")
# RAM
add_share_file("share/intel_alm/common" "common/bram_m10k.txt")
add_share_file("share/intel_alm/common" "common/bram_m10k_map.v")
add_share_file("share/intel_alm/common" "common/lutram_mlab.txt")
# Miscellaneous
add_share_file("share/intel_alm/common" "common/megafunction_bb.v")