3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-11 05:30:53 +00:00

Progress in presentation

This commit is contained in:
Clifford Wolf 2014-02-21 14:59:59 +01:00
parent 038eac7414
commit 79edcd4318
6 changed files with 113 additions and 32 deletions

View file

@ -1,7 +1,7 @@
module DSP48_MACC (a, b, c, y);
input [24:0] a;
input [17:0] b;
input [17:0] a;
input [24:0] b;
input [47:0] c;
output [47:0] y;