mirror of
https://github.com/YosysHQ/yosys
synced 2025-08-08 04:01:25 +00:00
Progress in presentation
This commit is contained in:
parent
038eac7414
commit
79edcd4318
6 changed files with 113 additions and 32 deletions
|
@ -1,4 +1,3 @@
|
|||
|
||||
(* techmap_celltype = "$mul" *)
|
||||
module mul_swap_ports (A, B, Y);
|
||||
|
||||
|
@ -12,7 +11,7 @@ input [A_WIDTH-1:0] A;
|
|||
input [B_WIDTH-1:0] B;
|
||||
output [Y_WIDTH-1:0] Y;
|
||||
|
||||
wire _TECHMAP_FAIL_ = A_WIDTH >= B_WIDTH;
|
||||
wire _TECHMAP_FAIL_ = A_WIDTH <= B_WIDTH;
|
||||
|
||||
\$mul #(
|
||||
.A_SIGNED(B_SIGNED),
|
||||
|
@ -27,4 +26,3 @@ wire _TECHMAP_FAIL_ = A_WIDTH >= B_WIDTH;
|
|||
);
|
||||
|
||||
endmodule
|
||||
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue