mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-23 00:55:32 +00:00
Merge pull request #2333 from YosysHQ/mwk/peepopt-shiftmul-signed
peeopt.shiftmul: Add a signedness check.
This commit is contained in:
commit
799076af24
2 changed files with 12 additions and 5 deletions
11
tests/techmap/bug2332.ys
Normal file
11
tests/techmap/bug2332.ys
Normal file
|
@ -0,0 +1,11 @@
|
|||
read_verilog <<EOT
|
||||
module top(input [31:0] a, input signed [2:0] x, output [2:0] o);
|
||||
|
||||
wire [5:0] t = x * 3;
|
||||
assign o = a >> t;
|
||||
|
||||
endmodule
|
||||
EOT
|
||||
|
||||
wreduce
|
||||
equiv_opt -assert peepopt
|
Loading…
Add table
Add a link
Reference in a new issue