mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-30 19:22:31 +00:00
Code Activity

Added GP_ABUF cell

Browse source
This commit is contained in:
Andrew Zonenberg 2016-05-02 20:27:41 -07:00
parent 12000b90de
commit 79460208c9
1 changed files with 6 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

6
techlibs/greenpak4/cells_sim.v
View file

@ -13,6 +13,12 @@ module GP_4LUT(input IN0, IN1, IN2, IN3, output OUT);
assign OUT = INIT[{IN3, IN2, IN1, IN0}];
endmodule
module GP_ABUF(input wire IN, output wire OUT);
assign OUT = IN;
endmodule
module GP_ACMP(input wire PWREN, input wire VIN, input wire VREF, output reg OUT);
parameter BANDWIDTH = "HIGH";