3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-24 05:08:56 +00:00

Transform all "\\*" identifiers into ID()

This commit is contained in:
Eddie Hung 2019-08-15 10:19:29 -07:00
parent 9f98241010
commit 78ba8b8574
25 changed files with 782 additions and 782 deletions

View file

@ -58,36 +58,36 @@ public:
return value;
#define param_bool(_n) if (param == _n) return value.as_bool();
param_bool("\\ARST_POLARITY");
param_bool("\\A_SIGNED");
param_bool("\\B_SIGNED");
param_bool("\\CLK_ENABLE");
param_bool("\\CLK_POLARITY");
param_bool("\\CLR_POLARITY");
param_bool("\\EN_POLARITY");
param_bool("\\SET_POLARITY");
param_bool("\\TRANSPARENT");
param_bool(ID(\\ARST_POLARITY));
param_bool(ID(\\A_SIGNED));
param_bool(ID(\\B_SIGNED));
param_bool(ID(\\CLK_ENABLE));
param_bool(ID(\\CLK_POLARITY));
param_bool(ID(\\CLR_POLARITY));
param_bool(ID(\\EN_POLARITY));
param_bool(ID(\\SET_POLARITY));
param_bool(ID(\\TRANSPARENT));
#undef param_bool
#define param_int(_n) if (param == _n) return value.as_int();
param_int("\\ABITS")
param_int("\\A_WIDTH")
param_int("\\B_WIDTH")
param_int("\\CTRL_IN_WIDTH")
param_int("\\CTRL_OUT_WIDTH")
param_int("\\OFFSET")
param_int("\\PRIORITY")
param_int("\\RD_PORTS")
param_int("\\SIZE")
param_int("\\STATE_BITS")
param_int("\\STATE_NUM")
param_int("\\STATE_NUM_LOG2")
param_int("\\STATE_RST")
param_int("\\S_WIDTH")
param_int("\\TRANS_NUM")
param_int("\\WIDTH")
param_int("\\WR_PORTS")
param_int("\\Y_WIDTH")
param_int(ID(\\ABITS))
param_int(ID(\\A_WIDTH))
param_int(ID(\\B_WIDTH))
param_int(ID(\\CTRL_IN_WIDTH))
param_int(ID(\\CTRL_OUT_WIDTH))
param_int(ID(\\OFFSET))
param_int(ID(\\PRIORITY))
param_int(ID(\\RD_PORTS))
param_int(ID(\\SIZE))
param_int(ID(\\STATE_BITS))
param_int(ID(\\STATE_NUM))
param_int(ID(\\STATE_NUM_LOG2))
param_int(ID(\\STATE_RST))
param_int(ID(\\S_WIDTH))
param_int(ID(\\TRANS_NUM))
param_int(ID(\\WIDTH))
param_int(ID(\\WR_PORTS))
param_int(ID(\\Y_WIDTH))
#undef param_int
return value;
@ -341,10 +341,10 @@ RTLIL::Cell *replace(RTLIL::Module *needle, RTLIL::Module *haystack, SubCircuit:
bool compareSortNeedleList(RTLIL::Module *left, RTLIL::Module *right)
{
int left_idx = 0, right_idx = 0;
if (left->attributes.count("\\extract_order") > 0)
left_idx = left->attributes.at("\\extract_order").as_int();
if (right->attributes.count("\\extract_order") > 0)
right_idx = right->attributes.at("\\extract_order").as_int();
if (left->attributes.count(ID(\\extract_order)) > 0)
left_idx = left->attributes.at(ID(\\extract_order)).as_int();
if (right->attributes.count(ID(\\extract_order)) > 0)
right_idx = right->attributes.at(ID(\\extract_order)).as_int();
if (left_idx != right_idx)
return left_idx < right_idx;
return left->name < right->name;