3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-22 16:45:32 +00:00

Docs: Assign remaining word cells to groups

Move todos to correct place.
Add todo for x-prop cells.
This commit is contained in:
Krystine Sherwin 2024-08-27 10:48:28 +12:00
parent c6414e08eb
commit 78b9dbd4ea
No known key found for this signature in database
6 changed files with 35 additions and 14 deletions

View file

@ -1,6 +1,8 @@
Coarse arithmetics
------------------
.. todo:: Add information about `$alu`, `$fa`, and `$lcu` cells.
Multiply-accumulate
~~~~~~~~~~~~~~~~~~~

View file

@ -4,6 +4,8 @@
Binary operators
~~~~~~~~~~~~~~~~
.. todo:: Add detail on ``$*x`` cells, `$eqx`, `$nex`, `$bweqx`, `$shiftx`
All binary RTL cells have two input ports ``A`` and ``B`` and one output port
``Y``. They also have the following parameters:

View file

@ -12,3 +12,11 @@ Formal verification cells
:members:
:source:
:linenos:
Formal support cells
~~~~~~~~~~~~~~~~~~~~
.. autocellgroup:: formal_tag
:members:
:source:
:linenos:

View file

@ -0,0 +1,9 @@
Wire cells
-------------------------
.. todo:: Add information about `$slice` and `$concat` cells.
.. autocellgroup:: wire
:members:
:source:
:linenos:

View file

@ -27,10 +27,10 @@ Simulation models for the RTL cells can be found in the file
/cell/word_spec
/cell/word_formal
/cell/word_debug
/cell/word_wire
.. todo:: Add information about `$slice` and `$concat` cells.
.. todo:: Add information about `$alu`, `$fa`, and `$lcu` cells.
.. this should raise a warning, otherwise there are word-level cells without a
'group' tag
.. autocellgroup:: word_other
:caption: Other word-level cells