mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-24 01:25:33 +00:00
Code Activity

cellhelp: Rename short_desc to title

Browse source
This commit is contained in:
Krystine Sherwin 2024-04-11 11:15:24 +12:00
parent 1e5a50ff3a
commit 784292626e
No known key found for this signature in database
3 changed files with 7 additions and 7 deletions
Download patch file Download diff file Expand all files Collapse all files

4
techlibs/common/cellhelp.py
View file

@ -6,7 +6,7 @@ import json
class SimHelper:
name: str = ""
short_desc: str = ""
title: str = ""
ports: str = ""
desc: list[str]
code: list[str]
@ -18,7 +18,7 @@ class SimHelper:
def __str__(self) -> str:
val = "tempCell = {\n"
val += f' {json.dumps(self.name)},\n'
val += f' {json.dumps(self.short_desc)},\n'
val += f' {json.dumps(self.title)},\n'
val += f' {json.dumps(self.ports)},\n'
val += ' ' + json.dumps("\n".join(self.desc)) + ',\n'
val += ' ' + json.dumps("\n".join(self.code)) + ',\n'

2
techlibs/common/simlib.v
View file

@ -622,7 +622,7 @@ endmodule
// --------------------------------------------------------
//* ver 2
//* short_desc Arithmetic logic unit
//* title Arithmetic logic unit
//- A building block supporting both binary addition/subtraction operations, and
//- indirectly, comparison operations.
//- Typically created by the `alumacc` pass, which transforms: