mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-01 12:07:51 +00:00
initial import
This commit is contained in:
commit
7764d0ba1d
481 changed files with 54634 additions and 0 deletions
24
tests/simple/aes_kexp128.v
Normal file
24
tests/simple/aes_kexp128.v
Normal file
|
|
@ -0,0 +1,24 @@
|
|||
|
||||
// test taken from aes_core from iwls2005
|
||||
|
||||
module aes_key_expand_128(clk, kld, key, wo_0, wo_1, wo_2, wo_3);
|
||||
|
||||
input clk, kld;
|
||||
input [15:0] key;
|
||||
output [3:0] wo_0, wo_1, wo_2, wo_3;
|
||||
reg [3:0] w[3:0];
|
||||
|
||||
assign wo_0 = w[0];
|
||||
assign wo_1 = w[1];
|
||||
assign wo_2 = w[2];
|
||||
assign wo_3 = w[3];
|
||||
|
||||
always @(posedge clk) begin
|
||||
w[0] <= kld ? key[15:12] : w[0];
|
||||
w[1] <= kld ? key[11: 8] : w[0]^w[1];
|
||||
w[2] <= kld ? key[ 7: 4] : w[0]^w[1]^w[2];
|
||||
w[3] <= kld ? key[ 3: 0] : w[0]^w[1]^w[2]^w[3];
|
||||
end
|
||||
|
||||
endmodule
|
||||
|
||||
Loading…
Add table
Add a link
Reference in a new issue