mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-29 11:55:52 +00:00
Code Activity

initial import

Browse source
This commit is contained in:
Clifford Wolf 2013-01-05 11:13:26 +01:00
commit 7764d0ba1d
481 changed files with 54634 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

45
tests/no-icarus/var_range.v Normal file
View file

@ -0,0 +1,45 @@
module test01(a, b, x, y, z);
input [7:0] a;
input [2:0] b;
output [7:0] x, y;
output z;
assign x = a >> b;
assign y = a[b+7:b];
assign z = a[b];
endmodule
module test02(clk, a, b, x, y, z);
input clk;
input [7:0] a;
input [2:0] b;
output reg [7:0] x, y;
output reg z;
always @(posedge clk) begin
x <= a >> b;
y <= a[b+7:b];
z <= a[b];
end
endmodule
module test03(clk, a, b, x, y);
input clk;
input [2:0] a, b;
output reg [7:0] x;
output reg [9:0] y;
always @(posedge clk)
y[b] <= a;
always @(posedge clk)
y[b+2:b] <= a;
endmodule