mirror of
https://github.com/YosysHQ/yosys
synced 2025-08-23 11:37:55 +00:00
initial import
This commit is contained in:
commit
7764d0ba1d
481 changed files with 54634 additions and 0 deletions
13
tests/hana/test_simulation_mod_1_xx.v
Normal file
13
tests/hana/test_simulation_mod_1_xx.v
Normal file
|
@ -0,0 +1,13 @@
|
|||
module test(in1, in2, out);
|
||||
input in1;
|
||||
input in2;
|
||||
output out;
|
||||
|
||||
wire synth_net_0;
|
||||
wire synth_net_1;
|
||||
BUF synth_BUF_0(.in(synth_net_1), .out(out
|
||||
));
|
||||
DIV1 synth_DIV(.in1(in1), .in2(in2), .rem(synth_net_0), .out(synth_net_1
|
||||
));
|
||||
endmodule
|
||||
|
Loading…
Add table
Add a link
Reference in a new issue