mirror of
https://github.com/YosysHQ/yosys
synced 2025-08-23 03:27:53 +00:00
initial import
This commit is contained in:
commit
7764d0ba1d
481 changed files with 54634 additions and 0 deletions
11
tests/hana/test_simulation_always_21_test.v
Normal file
11
tests/hana/test_simulation_always_21_test.v
Normal file
|
@ -0,0 +1,11 @@
|
|||
module FlipFlop(clk, cs, ns);
|
||||
input clk;
|
||||
input [7:0] cs;
|
||||
output [7:0] ns;
|
||||
integer is;
|
||||
|
||||
always @(posedge clk)
|
||||
is <= cs;
|
||||
|
||||
assign ns = is;
|
||||
endmodule
|
Loading…
Add table
Add a link
Reference in a new issue