mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-27 02:45:52 +00:00
initial import
This commit is contained in:
commit
7764d0ba1d
481 changed files with 54634 additions and 0 deletions
26
tests/hana/test_parse2synthtrans_case_1_test.v
Normal file
26
tests/hana/test_parse2synthtrans_case_1_test.v
Normal file
|
@ -0,0 +1,26 @@
|
|||
module demultiplexer1_to_4 (out0, out1, out2, out3, in, s1, s0);
|
||||
output out0, out1, out2, out3;
|
||||
reg out0, out1, out2, out3;
|
||||
input in;
|
||||
input s1, s0;
|
||||
reg [3:0] encoding;
|
||||
reg [1:0] state;
|
||||
always @(encoding) begin
|
||||
case (encoding)
|
||||
4'bxx11: state = 1;
|
||||
4'bx0xx: state = 3;
|
||||
4'b11xx: state = 4;
|
||||
4'bx1xx: state = 2;
|
||||
4'bxx1x: state = 1;
|
||||
4'bxxx1: state = 0;
|
||||
default: state = 0;
|
||||
endcase
|
||||
end
|
||||
|
||||
always @(encoding) begin
|
||||
case (encoding)
|
||||
4'b0000: state = 1;
|
||||
default: state = 0;
|
||||
endcase
|
||||
end
|
||||
endmodule
|
Loading…
Add table
Add a link
Reference in a new issue