mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-27 10:55:51 +00:00
initial import
This commit is contained in:
commit
7764d0ba1d
481 changed files with 54634 additions and 0 deletions
12
tests/hana/test_intermout_exprs_constshift_test.v
Normal file
12
tests/hana/test_intermout_exprs_constshift_test.v
Normal file
|
@ -0,0 +1,12 @@
|
|||
module test(in, out, vin, vout, vin1, vout1, vin2, vout2);
|
||||
|
||||
input in;
|
||||
input [3:0] vin, vin1, vin2;
|
||||
output [3:0] vout, vout1, vout2;
|
||||
output out;
|
||||
|
||||
assign out = in << 1;
|
||||
assign vout = vin << 2;
|
||||
assign vout1 = vin1 >> 2;
|
||||
assign vout2 = vin2 >>> 2;
|
||||
endmodule
|
Loading…
Add table
Add a link
Reference in a new issue