mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-28 11:25:53 +00:00
initial import
This commit is contained in:
commit
7764d0ba1d
481 changed files with 54634 additions and 0 deletions
22
tests/asicworld/code_hdl_models_mux21_switch.v
Normal file
22
tests/asicworld/code_hdl_models_mux21_switch.v
Normal file
|
@ -0,0 +1,22 @@
|
|||
//-----------------------------------------------------
|
||||
// Design Name : mux21_switch
|
||||
// File Name : mux21_switch.v
|
||||
// Function : 2:1 Mux using Switch Primitives
|
||||
// Coder : Deepak Kumar Tala
|
||||
//-----------------------------------------------------
|
||||
module mux21_switch (out, ctrl, in1, in2);
|
||||
|
||||
output out;
|
||||
input ctrl, in1, in2;
|
||||
wire w;
|
||||
|
||||
supply1 power;
|
||||
supply0 ground;
|
||||
|
||||
pmos N1 (w, power, ctrl);
|
||||
nmos N2 (w, ground, ctrl);
|
||||
|
||||
cmos C1 (out, in1, w, ctrl);
|
||||
cmos C2 (out, in2, ctrl, w);
|
||||
|
||||
endmodule
|
Loading…
Add table
Add a link
Reference in a new issue