mirror of
https://github.com/YosysHQ/yosys
synced 2025-09-16 06:31:29 +00:00
initial import
This commit is contained in:
commit
7764d0ba1d
481 changed files with 54634 additions and 0 deletions
35
tests/asicworld/code_hdl_models_lfsr.v
Normal file
35
tests/asicworld/code_hdl_models_lfsr.v
Normal file
|
@ -0,0 +1,35 @@
|
|||
//-----------------------------------------------------
|
||||
// Design Name : lfsr
|
||||
// File Name : lfsr.v
|
||||
// Function : Linear feedback shift register
|
||||
// Coder : Deepak Kumar Tala
|
||||
//-----------------------------------------------------
|
||||
module lfsr (
|
||||
out , // Output of the counter
|
||||
enable , // Enable for counter
|
||||
clk , // clock input
|
||||
reset // reset input
|
||||
);
|
||||
|
||||
//----------Output Ports--------------
|
||||
output [7:0] out;
|
||||
//------------Input Ports--------------
|
||||
input enable, clk, reset;
|
||||
//------------Internal Variables--------
|
||||
reg [7:0] out;
|
||||
wire linear_feedback;
|
||||
|
||||
//-------------Code Starts Here-------
|
||||
assign linear_feedback = !(out[7] ^ out[3]);
|
||||
|
||||
always @(posedge clk)
|
||||
if (reset) begin // active high reset
|
||||
out <= 8'b0 ;
|
||||
end else if (enable) begin
|
||||
out <= {out[6],out[5],
|
||||
out[4],out[3],
|
||||
out[2],out[1],
|
||||
out[0], linear_feedback};
|
||||
end
|
||||
|
||||
endmodule // End Of Module counter
|
Loading…
Add table
Add a link
Reference in a new issue